Quad 2-line to 1-line Data Selectors/multiplexers. This X24C02 device has been acquired by IC Microsystems Sdn Bhd from Xicor, Inc. The X24C02 is. The LSTTL / MSI SN54 / 74LS is a high speed Quad 2-Input Multiplexer. Four bits of data from two sources can be selected using the common Select. S, 1 •, 16, Vcc. 1I0, 2, 15, E. 1I1, 3, 14, 4I0. 1Y, 4, 13, 4I1. 2I0, 5, 12, 4Y. 2I1, 6, 11, 3I0. 2Y, 7, 10, 3I1. GND, 8, 9, 3Y. Pin, Symbol, Description. 1, S, common data.

Author: | Taubei Teshakar |

Country: | Chile |

Language: | English (Spanish) |

Genre: | Technology |

Published (Last): | 8 April 2018 |

Pages: | 466 |

PDF File Size: | 11.88 Mb |

ePub File Size: | 20.97 Mb |

ISBN: | 377-6-72874-468-3 |

Downloads: | 1936 |

Price: | Free* [*Free Regsitration Required] |

Uploader: | Shaktitaxe |

That is translated in the table of figure In this chapter, we will examine logical circuits very much used to switch data: This table, one can extract the equation from the exit S following: A multiplexer can thus switch data made up of several bits. How to make a site?

We deduce the equation from it from S following: All these considerations are translated in the truth table of figure The stitching and the logic diagram of this circuit are given on figure Return to the synopsis. Forms maths Geometry Physics 1. A binary comparator is a logical circuit which carries out the comparison between 2 generally noted binary numbers A and B.

The number of the entries of order is a function of the number of ways of the multiplexer. Static page of welcome. That is to say to compare the two binary digits A and B.

To contact the author. Figure 29 represents the diagram symbolic system and the mechanical equivalent of a multiplexer with 4 ways. By putting in series two comparatorsone can compare two numbers of 8 bits.

When this entry is with state 1it is the data Bi which is transferred in Yi. Electronic forum and Infos. The combinative network of figure 26 can provide the signal S.

According to the state of the entry of selection Athe exit S recopy either the D0 entry, or the D1 entry. A multiplexer can be compared with a mechanical switch.

These circuits have several inputs and only one 741577. Form of the perso pages. Using one or several entries of order, one switches one of the inputs towards the exit. Click here for the following lesson or in the synopsis envisaged to this end.

Dynamic page of welcome. High of page Preceding page Following page. Figure 25 gives the diagram symbolic system and the mechanical equivalent of a multiplexer to 2 ways.

For example for a multiplexer with 4 waysone needs 2 entries of order. In general, the selected entry carries in index the state corresponding to oc combination of the entries of order. The first circuit compares the weak weights of A with the weak weight of B.

icc

Its equation is thus A. The number of the inputs of a multiplexer defines the number of ways of a multiplexer.

## Quad 2-line to 1-line data selectors / multiplexers 74157

Let us examine simplest of the multiplexers, that with 2 ways. Electronic forum and Poem. The lc of this circuit is given on figure 21, while figure 22 represents its logic diagram. The integrated circuit is a comparator 4 bitsi.

### Nibble Multiplexer: | Education Progresses Best When Knowledge is Shared Openly and Freely

If a multiplexer has n input, it is said that it is about a multiplexer with n ways. Thus, one can compare numbers of 8, 12, 16 bits…. The integrated circuit is a quadruple multiplexer with 2 ways at entry of common selection.

We will see how to produce using logical doors a comparator of 2 binary digits.